Abstract-Sigma delta modulators (ΣΔMs) form part of the core of today's mixed-signal designs. The ongoing research on these devices shows the potential of ΣΔ data converters as a promising candidate for high-speed, high-resolution, and low-power mixed-signal interfaces.
II.
CLOCK JITTER Ideally the sampling operation assumes a perfect clock, witch its period is well defined and stable over time. The term clock jitter refers to the uncertainty of the time characteristics of the clock source. The clock oscillator affected by intrinsic noise will introduces some uncertainty t j (jitter) on the exact moment of sampling.
Jitter is mainly caused by thermal noise, phase noise, and spurious components in every clock-generation circuitry. In a SC circuit, jitter is generally defined as short-term, non-cumulative variation of the significant instant of a digital signal from its ideal position in time [7] . Sampling clock jitter results in nonuniform sampling and increases the total error power in the quantizer output.
The magnitude of this error is a function of both the statistical properties of the jitter and the modulator input signal.
This effect can be simulated with SIMULINK ® by using the model shown in Figure 2 , which implements Eqn. (1) . Here, we assumed that the sampling uncertainty δ is a Gaussian random process Figure 1 
Where A is the input signal amplitude, f in is the input signal frequency and δ is the sampling uncertainty. 
III. NOISE ON INTEGRATOR
The integrator is the fundamental block of a ΣΔM, and therefore its non idealities largely affect the ΣΔM performance. The two important sources of noise in a switched-capacitor circuit are the on resistance of the switches and the non ideality of the amplifier [8] . To determine the density of noise introduced by the integrator, we must choose a topology of the integrator. The switched capacitor integrator is shown in Figure 3 with feedback. A. Thermal noise According to Nyquist theorem the spectral density of noise at the terminals of a dipole passive depends only on the temperature and the real part of impedance of the dipole. In a switched capacitor integrator, switches operate in ohmic region; the noise power at their terminals is equal to:
The noise due to switch on phases I and P is given by the eqns. (3) and (4):
K is the Boltzman constant (K=1.38×10
-23
jK -1 ) and T the absolute temperature in Kelvin. Eqns. (3) and (4) show that if we wish reduce the thermal noise power, then we must increase the value of the sampling capacity C s .
B. Amplifier Noise
The sources of noise present in an amplifier are generally due to two reasons: the thermal noise and the noise in 1/f. For a MOS transistor in saturation, the noise produced by the tow sources is equivalent to the voltage generator given by:
The first term of this eqn. (5) represents the thermal noise of a MOS transistor and the second represents the noise equivalent to in 1/f.
IV. INTEGRATOR IMPERFECTIONS

A. Gain error
The DC gain of the ideal integrator is infinite. In practice, the gain of the operational amplifier open loop A 0 is finite. This is reflected by the fact that a fraction of the previous sample out of the integrator is added to the sample input [4] .
The model of a real integrator with an integrator delay is real considering the saturation op-amp, the gain over the finite bandwidth and slew-rate. The z transfer function of a perfect integrator is given by:
The transfer function of the real integrator becomes:
where α and β are the integrator's gain and leakage, respectively [6] . 
B. Distortion and settling time of the integrator
The distortion limits is the power effectively used by the system and its bandwidth. There are various reasons why a signal is distorted. Harmonic distortion is mainly due to two factors: the gain nonlinearity and the slew-rate of the amplifier.
• Non linearity of amplifier
Theoretically its ideal transfer function is:
A is the amplification factor. However, HSpice gives us the curve in Figure 4 , witch its transfer function is approximated by (10) [5] .
( )
(α1, α2, α3…) are the amplification factors parasites, for a pure sinusoidal signal of frequency f in the input of the amplifier, we find that output of the amplifier is only not the input signal amplified with frequency of V e but there is another parasitic signals with higher frequency and proportional to the frequency f r , this because the fully differential configurations is nearly an even function and will hence produce the odd harmonic in the output. • Amplifier slew-rate For a given constant amplitude, slew-rate characterizes the limit of the amplifier frequency (maximal speed).
When a signal is changing more slowly than the maximal speed, the amplifier follows and reproduces faithfully the signal. But when the signal frequency increases (for constant amplitude), the amplifier distorts the output signal. In this case, in addition to the original signal, there are additional frequencies (harmonics). The augmentation of the input signal frequency causes difficulties to the amplifier to restore the signal faithfully.
In order to get a linearly response from the amplifier, we define generally a maximum frequency above which the amplifier distorts the output signal. For a sinusoidal signal of amplitude A and pulsation ω, this frequency is defined as:
For a converter it is:
T is the settling time, τ=1/2πGBW and n the resolution of the converter.
In the case of a SC integrator (the main constituent of a ΣΔ modulator) the maximum speed causes an error (settling error) on the output voltage of the integrator.
Indeed, the finite bandwidth and slew-rate of the amplifier are related and may occur in the switchedcapacitor circuit. the non-ideal transient response (non-linear: called especial mode of operation "slew-rate" producing for each clock edge an incomplete charge transfer at the end of the integration period. The effect of the finite bandwidth and the slew-rate are related to each other and may be interpreted as a non-linear gain [16] .
V.
SWITCH NON-IDEALITIES Switches are one of the major elements in SC circuits. The ideal role of them is to have zero or infinite resistance when they are ON or OFF. However, as switches in CMOS technology are realized by using nMOS and pMOS transistor, they manifest some non-idealities such as nonlinear on-resistance, clockfeed-through, and charge injection [12] . 
A. Charge Injection
When a MOS switch is on, it operates in the triode region and its drain-to-source voltage, V DS , is approximately zero. During the time when the transistor is on, it holds mobile charges in its channel. Once the transistor is turned off, these mobile charges must flow out from the channel region and into the drain and the source junctions as depicted in Figure 6 ( )
where W and L are the channel width and channel length of the MOS transistor respectively, C ox is the gate oxide capacitance, and V th is the threshold voltage of the nMOS transistor.
When the MOS switch is turned off, some portion of the channel charge is released to the hold capacitor C s , while the rest of the charge is transferred back to the input V in . The fraction k of the channel charge that is injected into C s is given by Eqn. (14):
As a result, the voltage change at V out due to this charge injection is given by Eqn. (15):
Notice that ΔV out is linearly related to V in and V th . However, V th is nonlinearly related to V in [10] [15]. Therefore, charge injection introduces nonlinear signal-dependent error into the S/H circuit.
B. Clock Feed-through
Clock feed-through is due to the gate-to-source overlap capacitance of the MOS switch. For the S/H circuit of Figure 5 , the voltage change at V out due to the clock feed-through is given by Eqn. (16) [10]:
where C p is the parasitic capacitance. It is important to note that when an analog signal is sampled, the variation of the sampling period was not a direct effect on circuit performance. Therefore, the clock jitter is only introduced by the sampling signal and thus the effect of this error on a ΣΔ converter is independent of the structure or the order of the modulator. We can see that, when the jitter error increases, the total noise power at the output of the quantizer increases. For the same value of uncertainty, frequency of input signal introduces a high power noise more important. Thus a compromise must be made between a high error and high frequency. To reduce the non-linearity introduced by the switch the bootstrapping technique is often used. In this case a dedicated circuit drives the gates of the MOS transistors with a voltage dependent on the input signal (e.g. V DD +V in in the ideal case) in order to maintain the V GS constant. Actually the gate voltage cannot be exactly V DD +V in , but is typically V DD +BSV in , with BS ranging from 0 (no bootstrapping) to 1 (ideal bootstrapping). In this case, the on-resistance of a complementary CMOS switch becomes [14] :
which is almost independent of the input signal. where V in is the input voltage, V thN (positive) and V thP (negative) are the threshold voltages of the nMOS and pMOS transistors, K'N and K'P are the gain factors of the nMOS and pMOS transistors and V DD and V SS are the positive and negative supply voltages used for driving the gates of the nMOS and pMOS transistors, respectively. Figure 9 shows the PSD of a ΣΔM using nMOS switches, and the use of a transmission gate switches. Where Table III summarize the specifications of the modulator shown in Figure 7 with the parameters listed in Table II. TABLE II Parameters of the ΣΔM shown in Figure 7 with specifications listed in TABLE I.  TABLE II  PARAMETERS We can see that the use of transmission gate switches have not a considerable effect on the behavior of the sigma delta modulator, but they have an effect on the power dissipation and many other parameters.
VII. CONCLUSION
In this paper, a presentation of a behavioral model of a second order SC ΣΔ modulator including noise (switches' and op-amp's thermal noise), clock jitter, the finite DCG and UGBW of the integrators, slewlimiting, DCG nonlinearities switches' clock feed-through, and charge injection are presented. The SC ΣΔ modulator, has been analyzed, and modeled in SIMULINK. Evaluation and validation of the models were done via behavioral simulations for the two models (Ideal second-order single-loop single-bit ΣΔ modulator and its non-ideal model) using SIMULINK.
A comparison was made between the use of an NMOS switch and the use of a CMOS (transmission gate) switch. 
